

**New SET Characterization Technique Using SPICE
for Fully Depleted CMOS/SOI Digital Circuit**

A. Makihara, T. Ebihara¹⁾, Y. Tsuchiya¹⁾, Y. Miyazaki¹⁾, Y. Amano¹⁾,
H. Shindou²⁾, R. Imagawa³⁾, Y. Takahashi³⁾, and S. Kuboyama²⁾

High-Reliability Engineering & Components Corporation,
8-1 Higashi-Arai, Tsukuba-Shi, Ibaraki, 305-0033, Japan

1) High-Reliability Engineering & Components Corporation,
8-1 Higashi-Arai, Tsukuba, Ibaraki, 305-0033, Japan

2) Japan Aerospace Exploration Agency,
2-1-1 Sengen, Tsukuba-Shi, Ibaraki, 305-8505, Japan

3) Nihon University,
7-24-1 Narashino-Dai, Funabashi-Shi, Chiba, 274-8501, Japan

Abstract

The new SET characterization technique for 0.15 μm Fully Depleted CMOS/SOI digital circuits was investigated using SPICE and TCAD simulations. The SPICE simulation with a switch can readily reproduce the corresponding SET voltage response for a certain LET. This technique is valid as an alternative in all load and complementary transistor conditions, irrespective of the presence of a plateau region in the SET current waveform generated in a struck transistor.